Europäisches Patentamt

European Patent Office --

Office européen des brevets



EP 1 043 662 A1

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication: 11.10.2000 Bulletin 2000/41

(51) Int. Cl.⁷: **G06F 13/40**

(11)

(21) Application number: 00107116.6

(22) Date of filing: 07.04.2000

(84) Designated Contracting States:

AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU

MC NL PT SE

Designated Extension States:

(30) Priority: 08.04.1999 US 288598

AL LT LV MK RO SI

(71) Applicant:
MICROCHIP TECHNOLOGY INC.
Chandler, AZ 85224-6199 (US)

(72) Inventors:

Boles, Edward Brian
 Mesa, Arlzona 85215 (US)

Drake, Rodney J.
 Phoenix, Arizona 85044 (US)

Triece, Joseph W.
 Phoenix, Arizona 85048 (US)

(74) Representative:
Patry, Didier Marcel Pierre
Baker Botts, L.L.P.
45 Ludgate Hill
London EC4M 7JU (GB)

(54) Apparatus and method for reconfiguring the pin assignments of one or more functinal circuits in a microcontroller

An apparatus and method are provided for reconfiguring the pin assignments of the functional circuits in a microcontroller. The apparatus includes a first pin, a second pin, a functional circuit, and a multiplexer. The multiplexer is operable to receive a flag, couple the functional circuit to the first pin when the flag is equal to 1; and couple the functional circuit to the second pin when said flag is equal to 0. A configuration register is also provided that stores the flag and is connected to the multiplexer. The first pin may be coupled to another functional circuit when the flag is equal to 0. This permits the two functional circuits to operate simultaneously. In the method, the functional circuit is assigned to the first pin as a default setting in one operating mode, and reassigned to the second pin in an alternate operating mode. The method may further include the step of assigning the other functional circuit to the first pin in the alternate operating mode, so that the two functional circuits can operate simultaneously in the alternate operating mode. The reconfiguration can be performed either when the electronic device is initially programmed or during its normal operation.




Figure 2

EP 1 043 662 A1

[0001] The present invention relates in general to microcontrollers, and more particularly to a microcontroller employing a multiplexer and configuration register that allow peripheral functionality to be switched between two different pins, enabling compatibility with previous devices and utilization of two peripherals simultaneously.

[0002] Recently there have been significant and rapid changes in technology taking place in the computer field. In particular, the speed of microprocessors and microontrollers is continually increasing. As a result of this rapid advancement in technology, manufacturers of minicomputer systems have found it necessary to upgrade their systems more frequently than in the past. This upgrading process includes introducing entirely new systems, retrofitting old systems, and sometimes a combination of both.

[0003] While customers desire the benefits associated with continually upgrading their computer systems, very few of them are willing, or able, to replace their entire system every time a new microprocessor is developed. Accordingly, chip manufacturers and computer system manufacturers have recognized the importance of making their microprocessors or microcontrollers compatible with previous devices. Compatibility has been achieved by several different approaches.

[0004] In one approach, compatibility has been achieved by emulation through microprogramming, *i.e.*, by modifying portions of the operating system, or by utilizing similar architectures. While such compatibility has been achieved, these chips are still able to provide only a downward software compatibility. This means that the same software written for 8- or 16-bit microprocessor chips, for example, can be executed on 32-bit chips. However, as chip designs continue to evolve minicomputer manufacturers still will be required to maintain inventories of those different microprocessor chips utilized in new and old minicomputer designs. That is, downward software compatibility does not require downward hardware compatibility.

[0005]In fact, the opposite is usually the case. This means that in order for an older minicomputer system to take advantage of a new chip, it is necessary to redesign or retrofit the system to accept the new chip notwithstanding the compatibilities in chip pin assignments. The reason is that the new chip besides being faster usually includes new functionality. This can prove costly in terms of both equipment maintenance and inventory. [0006] U.S. Patent No. 4,677,548 discloses a chip which is usable in both new and older systems without requiring that changes be made to the older systems. The chip disclosed in this patent includes compatibility circuits that connect to a number of pins that are unused in the chip that it replaces in an existing computer system. The compatibility circuits connect to those internal parts of the new chip that contain the newly added or

make reason altered levels of functionality. In this solution, the new chip is installed in the existing computer system just as the prior chip. When so installed, the compatibility circuits enable the new chip to operate in the same manner as the replaced chip but generally at higher speeds. When the new chip is installed in the system for which it was designed, the compatibility circuits enable the chip to operate with a selectable level of new functionality. While this solution enables backward compatibility, it fails to enable multiple uses of one or more pins, and thus does not maximize the use of the input/output pins. U.S. Patent No. 5,375,209 on the other hand discloses a device that enables multiple uses of one or more pins. This patent discloses a microprocessor that has a plurality of input/output pins and a processing circuit coupled to the input/output pins. The patent further discloses circuitry, which is provided for selectively decoupling the processing circuitry from one or more of the input/output pins, so that pins associated with enhanced features may be decoupled to provide compatibility with a desired microprocessor feature. Thus, this patent discloses a method and apparatus for switching between two different functionalities by disabling one functionality and enabling another. This solution, however, is limited in that it does not disclose moving functionality from one pin to another, and thus does not enable simultaneous use of two different peripherals capable of functioning on a single pin.

[0008] The present invention overcomes the aboveidentified problems as well as other shortcomings and
deficiencies of existing technologies by providing an
electronic device with processing circuitry and a configurable pin arrangement that has a first pin, second pin,
a functional circuit, and a multiplexer. The multiplexer is
operable to receive a flag, couple the functional circuit to
the first pin when the flag is equal to 1; and couple the
functional circuit to the second pin when said flag is
equal to 0. In the preferred embodiment, a configuration
register is also provided that stores the flag and is connected to the multiplexer.

[0009] In one alternate embodiment, the first pin is coupled to another functional circuit when the flag is equal to 0. This permits the two functional circuits to operate simultaneously. In another alternate embodiment, the multiplexer is operable to couple the functional circuit to any input/output pin on the electronic device.

[0010] In yet another alternate embodiment of the present invention, a method of configuring pins on an electronic device that is capable of operating in multiple modes is provided. The preferred method includes the steps of assigning a functional circuit to a first pin as a default setting in one operating mode, and reassigning the functional circuit to a second pin in an alternate operating mode. The method may further include the step of assigning another functional circuit to the first pin in the alternate operating mode, so that the two functional circuits can operate simultaneously in the alternate

performed either when the electronic device is initially programmed or during normal operation of the electronic device.

[0011] Additional embodiments will be clear to 5 those skilled in the art upon reference to the detailed description and accompanying drawings.

Figure 1 is a schematic block diagram of one embodiment of the present invention illustrating the circuitry that enables a user to move the functionality associated with one functional circuit from one pin to another;

Figure 2 is a schematic block diagram of another embodiment of the present invention illustrating the circuitry that enables a user to reassign one functional circuit from one pin to another and assign another functional circuit to the one pin so as to enable both functional circuits to operate simultaneously;

Figure 3 is a schematic block diagram of another embodiment of the present invention illustrating the circuitry that enables a user to move the functionality associated with one functional circuit from one pin to any other of a number of pins on the microcontroller; and

Figure 4 is a schematic block diagram of another embodiment of the present invention illustrating the circuitry that enables a user to assign and reassign multiple functional circuits to any one of a number of pins on the microcontroller.

[0012] Turning now to the drawings, and referring specifically to Figure 1, a portion of the circuitry of a microcontroller according to the present invention is shown generally by reference numeral 10. The circuit 10 includes a functional circuit 12, e.g., a CCP2 (Capture, Compare and PWM) module, a timer 1, timer 3, USART, or any other functional circuit. The functional circuit 12 connects to the outside world through either pin P1 or pin P2. Pins P1 and P2 are general purpose input/output pins.

[0013] The circuit 10 further includes a multiplexer 14, which connects the functional circuit 12 to pin P1 or pin P2, in response to a flag received from a configuration register 16. The multiplexer 14 is connected to the functional circuit 12 via communication line 18; pin P1 via communication line 20; pin P2 via communication line 22; and configuration register 16 via communication line 24. The multiplexer 14 operates to connect the functional circuit 12 to the pin P1, if the flag that it receives from the configuration register 16 is a "1". The multiplexer 14 further operates to connect the functional circuit 12 to the pin P2 if the flag that it receives from the configuration register 16 is a "0". Thus, by employing

the multiplexer-14 and configuration register-16 circuit and configuration register-16 circuit and configuration register-16 circuit and configuration register-16 circuit and circuit and configuration register-16 circuit and configuration register

[0014] The configuration register 16 is a non-volatile memory element, preferably a single bit EPROM (Erasable Programmable Read Only Memory) or flash memory device. It stores the flag, which in the embodiment of Figure 1 is either a "0" or a "1". In the default setting, the flag is equal to "1". The default setting is set by the manufacturer and enables the microcontroller to be used in prior devices, i.e., it makes the microcontroller backward compatible. Put another way, the microcontrollers according to the present invention are general purpose microcontrollers that have applicability in a whole host of applications, e.g., bread makers, antilock brakes, keyless entry, etc. Often times it is desired to replace the microcontroller in such applications due to an advance in microcontrollers that will enhance the operation of the underlying application. In such a situation, it is desired to have the new and improved microcontroller, such as the one according to the present invention, be compatible with the operation of the prior microcontroller in the system in which it is to be used. It is in this case where the default setting would be utilized.

[0015] For example, in one application the functional circuit 12 in the prior microcontroller (which the microcontroller of the present invention is intended to replace) may have received its input/output from pin P1. In this case, the user will not desire to change the default setting, because the default flag of "1" connects the functional circuit 12 to pin P1. Thus, as pointed out above, the default setting makes the microcontroller of the present invention backward compatible.

In the event that the user desires to move the [0016] functionality associated with functional circuit 12 from pin P1 to pin P2, the user merely needs to change from the default setting. This is accomplished simply by changing the flag that is stored in the configuration register 16 from a "1" to a "0". As those of ordinary skill in the art will appreciate, the flag is changed in the configuration register 16 by executing one or more program steps, including at least one table write. Because the programming memory of the configuration register 16 in the preferred embodiment is 16 bits wide and the table latch is only 8 bits, it will take two table writes to change the flag from a "1" to a "0". However, the particular steps involved in programming the configuration register 16 do not form a part of the present invention.

[0017] In one aspect of the present invention, the default setting is changed during the programming mode, *i.e.*, when the user configures the microcontroller. During this mode, the configuration register 16 is programmed (or reprogrammed) by instructions that are received from outside of the microcontroller. Alternatively, the configuration register 16 may be reprogrammed during normal operation of the microcontroller by instructions received internally from the processing

35

15

circuitry of the microcontroller. This later arrangement allows for dynamic reconfiguration of the microcontroller.

181001 In another embodiment of the present invention, a second functional circuit 26, e.g., the internal circuitry associated with a timer oscillator, is provided, as shown in Figure 2. The circuit 10' is designed so that when the functionality associated with the functional circuit 12 is moved from pin P1 to pin P2, the functionality associated with the functional circuit 26 can be connected to the pin P1. This is accomplished using a configuration bit 27, which is preferably a RAM bit. However, in an alternate embodiment of the present invention, the configuration bit 27 may be a single bit EPROM, which would enable reconfiguration to be performed during a programming mode. The configuration bit 27 stores an instruction (a flag), which is communicated to the functional circuit 26 via communication line 28. When the flag is equal to "0", the functional circuit 26 is disconnected from the pin P1. When the flag is equal to "1", the functional circuit 26 is connected to the pin P1 via communication line 29.

[0019] In the default setting, the flag is equal to "0", i.e., in this setting the functional circuit 26 is not operational. During normal operation, however, the value of the flag stored in the configuration bit 26 can be changed, so as to connect (or disconnect) the functional circuit 26 to (from) the pin P1. The steps for accomplishing this are described above. Again, however, the details of this method are not critical to the present invention.

[0020] In an alternate embodiment of the present invention, the functionality associated with the functional circuit 12 can be moved from pin P1 to any other general purpose input/output pin P2 through Pn, where n is the total number of general purpose input/output pins on the microcontroller, as shown in Figure 3. In this embodiment, the multiplexer 14' has n outputs and the configuration register 16' has x bits, where $2^x \ge n$. For example, in the case where the microcontroller has 40 pins, 33 of which are general purpose input/output pins, n = 33. In this case, the multiplexer 14' has 33 outputs and the configuration register 16' would have 6 bits. The multiplexer 14' is connected to the functional circuit 12 via communication line 118, the configuration register via communication line 124, and to pins P1 through Pn via communication lines 120 through 134.

[0021] In yet another alternate embodiment, the present invention is extended to multiple functional circuits. In this embodiment, the multiple functional circuits, designated by reference indications FC1, FC2, FC3, ... FCm, can be connected to any one of the general purpose input/output pins P1 through Pn, as shown in Figure 4. This is accomplished through the use of a cross-point switch 30, which in turn receives a flag from configuration register 16", which like configuration register 16' is preferably a multi-bit EPROM. In one possible variation of this embodiment, when the flag carries a

circuit array, the cross-point switch 30 connects the functional circuit FC1 to pin P1. This connection is made via communication lines 41 and 51. In another example of this variation, when the flag is "0001" the cross-point switch 30 connects the functional circuit FC1 to pin P2. This connection is made via communication lines 41 and 52. In yet another example of this variation, when the flag is "0100" the cross-point switch 30 connects the functional circuit FC2 to pin P1. This latter connection is made via communication lines 42 and 51. As those of ordinary skill in the art will appreciate, there are multiple variations of this embodiment of the present invention.

[0022] As those of ordinary skill in the art will also appreciate, other embodiments of the present invention are possible. In yet another alternate embodiment, a plurality of multiplexers is employed to connect multiple functional circuits to any one of the general-purpose input/output pins on the microcontroller. In yet another aspect of the present invention, one or more demultiplexers can be used to connect a plurality of functional circuits to a single input/output pin.

[0023] Accordingly, as those of ordinary skill in the art will appreciate, the present invention is well adapted to carry out the ends and advantages mentioned, as well as others inherent therein. While the present invention has been depicted, described, and is defined by reference to particular preferred embodiments of the invention, such references do not imply a limitation on the invention, and no such limitation is to be inferred. The invention is capable of considerable modification, alternation, and equivalents in form and function, as will occur to those ordinarily skilled in the pertinent arts. The depicted and described preferred embodiments of the invention are exemplary only, and are not exhaustive of the scope of the invention. For example, while the invention is described as having applicability to micrcontrollers, it is intended to have application to other integrated circuits, including, but not limited to, any microprocessor. Consequently, the invention is intended to be limited only by the spirit and scope of the appended claims, giving full cognizance to equivalents in all respects.

Claims

- An electronic device having processing circuitry and a configurable pin arrangement, said electronic device comprising:
 - (a) a first pin;
 - (b) a second pin;
 - (c) a functional circuit; and
 - (d) a multiplexer operable to: (i) receive a flag,(ii) couple the functional circuit to the first pin when the flag is equal to 1; and (iii) couple the

20

and functional circuit to the second pin when said an arrange (a) a plurality of functional circuits flag is equal to 0.

- 2. The electronic device according to claim 1, further comprising a configuration register that stores the 5 flag and is connected to the multiplexer.
- 3. The electronic device according to claim 2, wherein the configuration register is selected from the group consisting of a single bit EPROM and flash mem- 10 ory.
- 4. The electronic device according to claim 1, wherein the functional circuit is selected from the group consisting of a Capture, Compare and PWM module, timer 1, timer 3, USART.
- 5. The electronic device according to claim 1, wherein the first pin is coupled to another functional circuit when said flag is equal to 0.
- 6. The electronic device according to claim 5, further comprising a configuration bit that stores a flag equal to 0 or 1, and is connected to the another functional circuit.
- 7. The electronic device according to claim 6, wherein when the flag stored in the configuration bit is equal to 0 the electronic device is in a default state, which makes the electronic device compatible with prior 30 electronic devices.
- 8. The electronic device according to claim 6, wherein the configuration bit is selected from the group consisting of a RAM bit and a single bit EPROM.
- 9. The electronic device according to claim 6, wherein the another functional circuit is connected to the first pin when the flag stored in the configuration bit is equal to 1.
- 10. The electronic device according to claim 9, wherein when the flag in the configuration bit is equal to 1, the two functional circuits can operate simultaneously.
- 11. The electronic device according to claim 5, wherein the another functional circuit is a timer oscillator.
- 12. The electronic device according to claim 1, wherein 50 the multiplexer is operable to couple the functional circuit to any input/output pin on the electronic device.
- 13. An electronic device having processing circuitry and a configurable pin arrangement, said electronic device comprising:

- (b) a plurality of pins; and
- (c) a cross-point switch operable to connect any one of the plurality of functional circuits to any one of the plurality of pins.
- 14. The electronic device according to claim 13, further comprising a configuration register that stores a flag that is communicated to the cross-point switch, which instructs the cross-point switch to connect a particular functional circuit to a particular pin.
- 15. The electronic device according to claim 14, wherein the configuration register is a multi-bit EPROM.
- 16. A method of configuring pins on an electronic device that is capable of operating in multiple modes, comprising the steps of:
 - (a) assigning a functional circuit to a first pin as a default setting in one operating mode; and
 - (b) reassigning the functional circuit to a second pin in an alternate operating mode.
- 17. The method according to claim 16, further comprising the step of assigning another functional circuit to the first pin in the alternate operating mode, so that the two functional circuits can operate simultaneously in the alternate operating mode.
- 18. The method according to claim 16, wherein the reassigning step is performed when the electronic device is initially programmed.
- 19. The method according to claim 16, wherein the reassigning step is performed during operation of the electronic device.




Figure 1




Figure 2





Figure 3



Figur 4



EUROPEAN SEARCH REPORT

Application Number EP 00 10 7116

		RED TO BE RELEVANT	Relevant	CLASSIFICATION OF THE
Category	Citation of document with inc of relevant passa		to claim	APPLICATION (INLCL7)
X	EP 0 206 102 A (INTE 30 December 1986 (19 * page 2, line 1 - p figures 1-3 *	986-12-30)	1-19	G06F13/40
A	US 5 218 707 A (LITT 8 June 1993 (1993-06 * column 2, line 37 * column 4, line 59 figures 4,7 *	⊢08)	1-19	
A	US 5 737 235 A (KEAM 7 April 1998 (1998-0 * column 6, line 35 figures 5,6A *		1-19	
		•		TECHNICAL FIELDS SEARCHED (Int.CL7)
				G06F
		·		
		·		
	The present search report has b	<u>, </u>		
	Pinco of search THE HAGUE	Date of completion of the search 2 August 2000	G11	Examiner
X:par Y:par doc A:teo	CATEGORY OF CITED DOCUMENTS Studenty relevant If taken elone studenty relevant If combined with another among the same category handogloal background n-witten disclosure	T : theory or print E : earlier potent after the filing or D : document cits L : document cits	tple underlying the document, but pub	Invention lished on, or

ANNEX TO THE EUROPEAN SEARCH REPORT ON EUROPEAN PATENT APPLICATION NO.

EP 00 10 7116

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Petent Office EDP file on The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

02-08-2000

Patent document cited in search report		Publication date	Patent family member(s)		Publication date	
EP 206102	A	30-12-1986	US JP JP JP	4644353 A 1807330 C 5017567 B 61290517 A	17-02-19 10-12-19 09-03-19 20-12-19	
US 5218707	A	08-06-1993	NONE			
US 5737235	A	07-04-1998	GB	2300505 A	06-11-19	

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82